/*
 Copyright (C) Intel Corp.  2006.  All Rights Reserved.
 Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to
 develop this 3D driver.

 Permission is hereby granted, free of charge, to any person obtaining
 a copy of this software and associated documentation files (the
 "Software"), to deal in the Software without restriction, including
 without limitation the rights to use, copy, modify, merge, publish,
 distribute, sublicense, and/or sell copies of the Software, and to
 permit persons to whom the Software is furnished to do so, subject to
 the following conditions:

 The above copyright notice and this permission notice (including the
 next paragraph) shall be included in all copies or substantial
 portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 **********************************************************************/
 /*
  * Authors:
  *   Keith Whitwell <keith@tungstengraphics.com>
  */


#include "brw_context.h"
#include "brw_state.h"
#include "brw_defines.h"
#include "brw_wm.h"
#include "util/u_math.h"
#include "util/u_memory.h"

/***********************************************************************
 * WM unit - fragment programs and rasterization
 */
static void upload_wm_unit(struct brw_context *brw )
{
   struct brw_wm_unit_state wm;
   unsigned max_threads;
   unsigned per_thread;

   if (BRW_DEBUG & DEBUG_SINGLE_THREAD)
      max_threads = 0;
   else
      max_threads = 31;


   memset(&wm, 0, sizeof(wm));

   /* CACHE_NEW_WM_PROG */
   wm.thread0.grf_reg_count = align(brw->wm.prog_data->total_grf, 16) / 16 - 1;
   wm.thread0.kernel_start_pointer = brw->wm.prog_gs_offset >> 6;
   wm.thread3.dispatch_grf_start_reg = brw->wm.prog_data->first_curbe_grf;
   wm.thread3.urb_entry_read_length = brw->wm.prog_data->urb_read_length;
   wm.thread3.const_urb_entry_read_length = brw->wm.prog_data->curb_read_length;

   wm.wm5.max_threads = max_threads;

   per_thread = align(brw->wm.prog_data->total_scratch, 1024);
   assert(per_thread <= 12 * 1024);

#if 0
   if (brw->wm.prog_data->total_scratch) {
      unsigned total = per_thread * (max_threads + 1);

      /* Scratch space -- just have to make sure there is sufficient
       * allocated for the active program and current number of threads.
       */
      brw->wm.scratch_buffer_size = total;
      if (brw->wm.scratch_buffer &&
	  brw->wm.scratch_buffer_size > brw->wm.scratch_buffer->size) {
	 dri_bo_unreference(brw->wm.scratch_buffer);
	 brw->wm.scratch_buffer = NULL;
      }
      if (!brw->wm.scratch_buffer) {
	 brw->wm.scratch_buffer = dri_bo_alloc(intel->intelScreen->bufmgr,
					       "wm scratch",
					       brw->wm.scratch_buffer_size,
					       4096, DRM_BO_FLAG_MEM_TT);
      }
   }
   /* XXX: Scratch buffers are not implemented correectly.
    *
    * The scratch offset to be programmed into wm is relative to the general
    * state base address.  However, using dri_bo_alloc/dri_bo_emit_reloc (or
    * the previous bmGenBuffers scheme), we get an offset relative to the
    * start of framebuffer.  Even before then, it was broken in other ways,
    * so just fail for now if we hit that path.
    */
   assert(brw->wm.prog_data->total_scratch == 0);
#endif

   /* CACHE_NEW_SURFACE */
   wm.thread1.binding_table_entry_count = brw->wm.nr_surfaces;

   /* BRW_NEW_CURBE_OFFSETS */
   wm.thread3.const_urb_entry_read_offset = brw->curbe.wm_start * 2;

   wm.thread3.urb_entry_read_offset = 0;
   wm.thread1.depth_coef_urb_read_offset = 1;
   wm.thread1.floating_point_mode = BRW_FLOATING_POINT_NON_IEEE_754;

   /* CACHE_NEW_SAMPLER */
   wm.wm4.sampler_count = (brw->wm.sampler_count + 1) / 4;
   wm.wm4.sampler_state_pointer = brw->wm.sampler_gs_offset >> 5;

   /* BRW_NEW_FRAGMENT_PROGRAM */
   {
      const struct brw_fragment_program *fp = brw->attribs.FragmentProgram;

      if (fp->UsesDepth)
	 wm.wm5.program_uses_depth = 1; /* as far as we can tell */

      if (fp->info.writes_z)
	 wm.wm5.program_computes_depth = 1;

      /* BRW_NEW_ALPHA_TEST */
      if (fp->info.uses_kill ||
	  brw->attribs.DepthStencil->alpha.enabled)
	 wm.wm5.program_uses_killpixel = 1;

      wm.wm5.enable_8_pix = 1;
   }

   wm.wm5.thread_dispatch_enable = 1;	/* AKA: color_write */
   wm.wm5.legacy_line_rast = 0;
   wm.wm5.legacy_global_depth_bias = 0;
   wm.wm5.early_depth_test = 1;	        /* never need to disable */
   wm.wm5.line_aa_region_width = 0;
   wm.wm5.line_endcap_aa_region_width = 1;

   /* BRW_NEW_RASTERIZER */
   if (brw->attribs.Raster->poly_stipple_enable)
      wm.wm5.polygon_stipple = 1;

#if 0
   if (brw->attribs.Polygon->OffsetFill) {
      wm.wm5.depth_offset = 1;
      /* Something wierd going on with legacy_global_depth_bias,
       * offset_constant, scaling and MRD.  This value passes glean
       * but gives some odd results elsewere (eg. the
       * quad-offset-units test).
       */
      wm.global_depth_offset_constant = brw->attribs.Polygon->OffsetUnits * 2;

      /* This is the only value that passes glean:
       */
      wm.global_depth_offset_scale = brw->attribs.Polygon->OffsetFactor;
   }
#endif

   if (brw->attribs.Raster->line_stipple_enable) {
      wm.wm5.line_stipple = 1;
   }

   if (BRW_DEBUG & DEBUG_STATS)
      wm.wm4.stats_enable = 1;

   brw->wm.state_gs_offset = brw_cache_data( &brw->cache[BRW_WM_UNIT], &wm );

   if (brw->wm.prog_data->total_scratch) {
      /*
      dri_emit_reloc(brw->cache[BRW_WM_UNIT].pool->buffer,
		     DRM_BO_FLAG_MEM_TT | DRM_BO_FLAG_READ | DRM_BO_FLAG_WRITE,
		     (per_thread / 1024) - 1,
		     brw->wm.state_gs_offset +
		     ((char *)&wm.thread2 - (char *)&wm),
		     brw->wm.scratch_buffer);
      */
   } else {
      wm.thread2.scratch_space_base_pointer = 0;
   }
}

const struct brw_tracked_state brw_wm_unit = {
   .dirty = {
      .brw = (BRW_NEW_RASTERIZER |
	      BRW_NEW_ALPHA_TEST |
	      BRW_NEW_FS |
	      BRW_NEW_CURBE_OFFSETS),

      .cache = (CACHE_NEW_SURFACE |
		CACHE_NEW_WM_PROG |
		CACHE_NEW_SAMPLER)
   },
   .update = upload_wm_unit
};

